Search

Pavan Kumar Thirunagari

from Dublin, CA
Age ~42

Pavan Thirunagari Phones & Addresses

  • Dublin, CA
  • Sunnyvale, CA
  • San Diego, CA
  • Santa Barbara, CA

Work

Company: Google Jun 2018 Position: Hardware engineer

Skills

Architecture Modeling • System Cache • Soc Performance Analysis • Systemc • Tlm • C++ • Systemverilog • Verilog • Computer Architecture • C • Hardware Architecture • Testing • Soc • Algorithms • Ic • Architecture • Vhdl • Asic • Perl • Rtl Design • Eda • Python • Vlsi • Static Timing Analysis • Programming • Debugging • Software Development

Industries

Computer Hardware

Resumes

Resumes

Pavan Thirunagari Photo 1

Hardware Engineer

View page
Location:
Sunnyvale, CA
Industry:
Computer Hardware
Work:
Google
Hardware Engineer

Qualcomm Apr 2012 - Aug 2014
Senior Engineer

Qualcomm Apr 2012 - Aug 2014
Staff Engineer

Qualcomm Feb 2009 - Apr 2012
Engineer

Uc Santa Barbara Sep 2007 - Dec 2008
Computer Engineer Student
Skills:
Architecture Modeling
System Cache
Soc Performance Analysis
Systemc
Tlm
C++
Systemverilog
Verilog
Computer Architecture
C
Hardware Architecture
Testing
Soc
Algorithms
Ic
Architecture
Vhdl
Asic
Perl
Rtl Design
Eda
Python
Vlsi
Static Timing Analysis
Programming
Debugging
Software Development

Publications

Us Patents

Method And Apparatus For A Shared Cache With Dynamic Partitioning

View page
US Patent:
20160019158, Jan 21, 2016
Filed:
Jul 17, 2014
Appl. No.:
14/334010
Inventors:
- San Diego CA, US
Moinul Khan - San Diego CA, US
Alain Artieri - San Diego CA, US
Kedar Bhole - San Diego CA, US
Vinod Chamarty - San Diego CA, US
Yanru Li - San Diego CA, US
Raghu Sankuratri - San Diego CA, US
George Patsilaras - Del Mar CA, US
Pavan Kumar Thirunagari - Sunnyvale CA, US
Andrew Edward Turner - San Diego CA, US
Jeong-Ho Woo - San Diego CA, US
International Classification:
G06F 12/08
Abstract:
Aspects include computing devices, systems, and methods for dynamically partitioning a system cache by sets and ways into component caches. A system cache memory controller may manage the component caches and manage access to the component caches. The system cache memory controller may receive system cache access requests and reserve locations in the system cache corresponding to the component caches correlated with component cache identifiers of the requests. Reserving locations in the system cache may activate the locations in the system cache for use by a requesting client, and may also prevent other client from using the reserved locations in the system cache. Releasing the locations in the system cache may deactivate the locations in the system cache and allow other clients to use them. A client reserving locations in the system cache may change the amount of locations it has reserved within its component cache.
Pavan Kumar Thirunagari from Dublin, CA, age ~42 Get Report