Resumes
Resumes
![Sandip Ladhani Photo 1 Sandip Ladhani Photo 1](/img/not-found.png)
Member Of Technical Staff
View pageLocation:
Austin, TX
Industry:
Semiconductors
Work:
Broadcom - Austin,Texas since Aug 2006
Sr. Staff Engineer
Metta Technology Nov 2005 - Aug 2006
Member of Technical Staff
Legerity Nov 2004 - Nov 2005
Sr Design engineer
freescale Feb 2000 - Sep 2004
Sr Design Engineer
Sr. Staff Engineer
Metta Technology Nov 2005 - Aug 2006
Member of Technical Staff
Legerity Nov 2004 - Nov 2005
Sr Design engineer
freescale Feb 2000 - Sep 2004
Sr Design Engineer
Education:
California State University-Sacramento 1998 - 2000
Dharmsinh Desai Institute of Technology 1993 - 1997
Dharmsinh Desai Institute of Technology 1993 - 1997
Skills:
Static Timing Analysis
Verilog
Ic
Timing Closure
Semiconductors
Functional Verification
Logic Synthesis
Rtl Coding
Microarchitecture
Soc
Asic
Rtl Design
Physical Design
Vlsi
Place and Route
Rtl
Verilog
Ic
Timing Closure
Semiconductors
Functional Verification
Logic Synthesis
Rtl Coding
Microarchitecture
Soc
Asic
Rtl Design
Physical Design
Vlsi
Place and Route
Rtl