Search

Werner E Niebel

from Hollis, NH

Werner Niebel Phones & Addresses

  • 13 Milton Pl, Hollis, NH 03049 (603) 465-2041
  • Bedford, NH
  • 26 Windsong Cir, Bedford, NH 03110 (603) 472-3177

Work

Position: Production Occupations

Education

Degree: Graduate or professional degree

Publications

Us Patents

Tdm Switching System And Asic Device

View page
US Patent:
6785270, Aug 31, 2004
Filed:
May 6, 2003
Appl. No.:
10/430828
Inventors:
Brent K. Parrish - Hollis NH
Werner E. Niebel - Merrimack NH
Assignee:
Cisco Technology, Inc. - San Jose CA
International Classification:
H04L 1250
US Classification:
370369, 370364, 370387
Abstract:
In another embodiment, an ASIC device includes a first RAM that stores a code for each of multiple first time slots. Each code is combined with corresponding data from a first bus to specify a previously stored operation. A second RAM receives the combined data and code for each first time slot and applies the specified operation for each first time slot to generate modified data for each first time slot. A third RAM stores information specifying a second time slot to correspond to each first time slot and communicates the information for each second time slot as an address. A fourth RAM stores the modified data for a previous frame and the modified data for a current frame, locates the modified data for each first time slot of the previous frame according to the address, and communicates the modified data for each time slot of the previous frame to a second bus in the corresponding second time slot while the modified data for the current frame is being stored.

Tdm Switching System And Asic Device

View page
US Patent:
7457285, Nov 25, 2008
Filed:
Jul 28, 2004
Appl. No.:
10/901760
Inventors:
Brent K. Parrish - Hollis NH, US
Werner E. Niebel - Merrimack NH, US
Assignee:
Cisco Technology, Inc. - San Jose CA
International Classification:
H04L 12/52
US Classification:
370369, 370387, 370464
Abstract:
In one embodiment, a switching system includes a backplane and multiple cards that each support multiple ASIC devices. Each ASIC device is associated with a subset of the network interfaces associated with the switching system. At least one ASIC device on a card may communicate switched data to an outgoing network interface associated with the card. Remaining ASIC devices on the card may communicate switched data to one or more other cards, using the backplane, for communication to one or more outgoing network interfaces associated with the other cards. In another embodiment, a device for switching data from a first bus to a second bus in a TDM switching system is provided. In another embodiment, a method for switching data between a plurality of network interfaces in a switching system is disclosed.

Using Hot Swap Logic In A Communication System

View page
US Patent:
7620038, Nov 17, 2009
Filed:
Jul 16, 2004
Appl. No.:
10/892727
Inventors:
Werner Niebel - Hollis NH, US
Assignee:
Starent Networks, Corp. - Tewksbury MA
International Classification:
H04Q 11/00
US Classification:
370376, 370352, 370498, 710 52, 710100, 711167
Abstract:
Methods and systems are provided for providing hot swapability of TSIs in a TDM system using FPGA hot swap logic. The hot swap logic is used to provide isolation for the TSIs from a system TDM bus in the TDM system. Moreover, the hot swap logic is capable of improving the performance of the TDM system. For example, the hot swap logic is capable of compensating for clock distortion associated with the distribution of a common clock signal to various TSIs in the TDM system. Additionally, for example, the hot swap logic is capable of compensating for the limitations imposed in conventional TDM systems due to the relatively high clock-to-out times of conventional TSIs.

Globally Synchronized Timestamp Value Counter

View page
US Patent:
8266466, Sep 11, 2012
Filed:
May 21, 2007
Appl. No.:
11/804821
Inventors:
Hamed Eshraghian - Lexington MA, US
Werner Niebel - Hollis NH, US
Matthew H. Harper - Salem NH, US
Assignee:
Cisco Technology, Inc. - San Jose CA
International Classification:
G06F 1/12
US Classification:
713400, 713500, 713502
Abstract:
The present invention relates to a synchronized timestamp mechanism in a packet processing system. This synchronized timestamp mechanism provides a globally synchronized counter value so counters located on separate packet processing cards can be synchronized. The synchronizing of these packet processing cards provides tracking of how long it takes for packets to be processed, provides the ability to generate packet headers that include sequence numbers for robust header compression, and allows the use of encryption protocols without a time reference signal. The synchronization is provided by sending the cards with counter value information and this information can be used to update the card's internal counter value information so that the card is synchronized with other cards.

Tdm Switching System And Asic Device

View page
US Patent:
6587461, Jul 1, 2003
Filed:
Jun 8, 1999
Appl. No.:
09/327700
Inventors:
Brent K. Parrish - Hollis NH
Werner E. Niebel - Merrimack NH
Assignee:
Cisco Technology, Inc. - San Jose CA
International Classification:
H04L 1252
US Classification:
370387, 370367, 370368, 370376
Abstract:
In one embodiment, in a switching system, an ASIC device on a card coupled to a backplane communicates switched data to an outgoing network interface for the card without using the backplane, and remaining ASIC devices on the card communicate switched data, to other cards using the backplane for communication to outgoing network interfaces for the other cards. In another embodiment, an ASIC device includes a RAM storing a code for each first slot to combine with corresponding data from a first bus to specify an operation, a RAM applying the operation to generate modified data for each first slot, a RAM communicating as an address information specifying a second slot to correspond to each first slot, and a RAM locating the modified data for each first slot of a previous frame according to the address and communicating this modified data to a second bus in the corresponding second slot while the modified data for a current frame is being stored.
Werner E Niebel from Hollis, NH Get Report