Resumes
Resumes
William Maghielse Phones & Addresses
-
s
-
16728 Village Oak Loop, Austin, TX 78717
-
1 Long Wood Ave, Austin, TX 78737
-
22553 Shorewood Dr, St Clr Shores, MI 48081
-
Saint Clair Shores, MI
-
32617 Dover Ave, Warren, MI 48088 (586) 939-1341
-
Hays, TX
Publications
Us Patents
Dual-Multiply-Accumulator Operation Optimized For Even And Odd Multisample Calculations
View pageUS Patent:
7353244, Apr 1, 2008
Filed:
Apr 16, 2004
Appl. No.:
10/826459
Inventors:
Bradley C. Aldrich - Austin TX, US
Nigel C. Paver - Austin TX, US
William T. Maghielse - Austin TX, US
Nigel C. Paver - Austin TX, US
William T. Maghielse - Austin TX, US
Assignee:
Marvell International Ltd. - Hamilton
International Classification:
G06F 17/10
US Classification:
708319, 708523, 708524
Abstract:
According to some embodiments, a dual multiply-accumulate operation optimized for even and odd multisample calculations is disclosed.
Dual Multiply-Accumulator Operation Optimized For Even And Odd Multisample Calculations
View pageUS Patent:
8051121, Nov 1, 2011
Filed:
Mar 4, 2008
Appl. No.:
12/042100
Inventors:
Bradley C. Aldrich - Austin TX, US
Nigel C. Paver - Austin TX, US
William T. Maghielse - Austin TX, US
Nigel C. Paver - Austin TX, US
William T. Maghielse - Austin TX, US
Assignee:
Marvell International Ltd.
International Classification:
G06F 17/10
US Classification:
708319, 708523, 708524
Abstract:
According to some embodiments, a dual multiply-accumulate operation optimized for even and odd multisample calculations is disclosed.
Lcd Controller Architecture For Handling Fluctuating Bandwidth Conditions
View pageUS Patent:
20030142058, Jul 31, 2003
Filed:
Jan 31, 2002
Appl. No.:
10/062268
Inventors:
William Maghielse - Austin TX, US
International Classification:
G09G003/36
US Classification:
345/098000
Abstract:
Controlling pixel data typically includes determining whether pixel data from an input FIFO is valid. When a determination is made that the pixel data is invalid, the pixel data is discarded so that invalid pixel data is not written to an output FIFO. A token associated with the pixel data may be asserted when the pixel data is valid. The token associated with the pixel data may be deasserted when the pixel data is invalid. Controlling pixel data also may include writing pixel data to an LCD panel from an output FIFO and stalling a pixel clock when the output FIFO does not contain valid pixel data.
Multimedia Coprocessor Control Mechanism
View pageUS Patent:
20040030862, Feb 12, 2004
Filed:
Aug 9, 2002
Appl. No.:
10/215756
Inventors:
Nigel Paver - Austin TX, US
William Maghielse - Austin TX, US
Wing Yu - Chandler AZ, US
Jianwei Liu - Austin TX, US
Anthony Jebson - Austin TX, US
Kailesh Bavaria - Austin TX, US
Rupal Parikh - Austin TX, US
Deli Deng - Austin TX, US
Mukesh Patel - Austin TX, US
Mark Fullerton - Austin TX, US
Murli Ganeshan - Austin TX, US
Stephen Strazdus - Chandler AZ, US
William Maghielse - Austin TX, US
Wing Yu - Chandler AZ, US
Jianwei Liu - Austin TX, US
Anthony Jebson - Austin TX, US
Kailesh Bavaria - Austin TX, US
Rupal Parikh - Austin TX, US
Deli Deng - Austin TX, US
Mukesh Patel - Austin TX, US
Mark Fullerton - Austin TX, US
Murli Ganeshan - Austin TX, US
Stephen Strazdus - Chandler AZ, US
International Classification:
G06F009/30
US Classification:
712/034000, 712/210000
Abstract:
A processor-based system may include a main processor and a coprocessor. The coprocessor handles instructions that include opcodes specifying a data processing operation to be performed by the coprocessor and a coprocessor identification field for identifying a target coprocessor for coprocessor instructions. Two bits indicate one of four data sizes including a byte (8 bits), a half word (16 bits), a word (32 bits), and a double word (64 bits). Two other bits indicate a saturation type.